Abstract-This paper presents a method of emulating electrical loads using power electronic converters. The loads include machines such as induction motors and their associated mechanical load and also more complex machine systems such as wind-driven generators. The load emulator is, effectively, a dynamically controllable source or sink which is capable of bidirectional power exchange with either a grid or another power electronic converter system. Using load emulation, the feasibility of connecting a particular machine to a grid under various load conditions can be examined without the need for any electromechanical machinery. This paper considers the case of a power electronic voltage source inverter (VSI) emulating a three-phase induction motor connected to a three-phase ac grid. The VSI is operated in a mode where the current drawn from the ac grid is controlled by closed-loop control. The consistency of the experimental results with the simulation results proves the ability of the emulator and the proposed testing approach. 
I. INTRODUCTION

L
OAD EMULATION is the concept of controlling a power electronic converter such as a voltage source inverter (VSI) in such a manner that its behavior resembles that of an electrical load such as an induction machine. Rapid prototyping [1] , [2] is a method of verifying the control techniques that are implemented in embedded systems such as digital signal processors (DSP). Reference [1] describes a method of simulating the details of DSPs and their associated analog-to-digital interface. Reference [2] describes a method of combining simulations of the power circuit and the control circuit to closely describe the behavior of the practical system that would be implemented. There is an increasing usage of hardware-in-theloop technologies that design and test control systems [3] - [5] . Currently, there are several kinds of real-time simulation platforms [6] - [9] in academia and industry. However, load emulation, as presented in this paper, provides a platform where the behavior of an electrical load can be emulated in hardware at real power levels using a controllable VSI. The load emulator can provide different load characteristics with which the control algorithms and inverter design can be tested. Therefore, load emulation offers a more flexible platform for testing inverters in a laboratory environment.
The primary objective of load emulation is to design the power interface for the actual electrical load. Therefore, the behavior of the load emulator must be close to the actual load when connected to a power supply. The load emulator configuration is shown in Fig. 1 , where the power supply can be a threephase grid or another three-phase VSI. Therefore, accurate information of the phase angle of the power supply voltages is essential. The phase angle of a three-phase voltage is obtained through the popular method called phase-locked loop (PLL). This takes as its input the three-phase voltages of the power supply and produces a sinusoidal signal of the same frequency as the frequency of the supply voltages. The topic of PLL has been extensively reported in literature [10] - [12] . However, the effectiveness of the PLL has not been investigated in conditions where the input voltages are the pulsewidth modulated (PWM) voltages of a VSI with a switching frequency of approximately 5 kHz.
The main component of load emulation is the algorithm that generates the desired currents to be drawn so as to mimic the actual load. Thereafter, the control system ensures that the VSI draws or supplies currents that are as close as possible to the desired current references. The load emulator VSI is connected to the power supply through an interface impedance known as the filter. The topology of the filter discussed in this paper has been chosen to be an inductor-capacitor-inductor (L-C-L) filter. Since the load emulator VSI mimics the behavior of an electrical load, it would have to draw or source active power as per load characteristics. In order to enable the emulator VSI to be a sink or source of active power, a back-to-back VSI topology has been proposed. The dc link of the emulator VSI is common to another VSI known as the reverse power flow converter. This reverse power flow converter is a threephase VSI whose ac output is interfaced to the three-phase ac grid. This converter draws or supplies active power from the three-phase ac grid for the emulator VSI.
Two controllers are implemented for the entire system. In order to ensure bidirectional power flow, the reverse power flow converter is controlled in current control mode. The voltage of the dc link common to both the emulator VSI and the reverse power flow converter is maintained constant by this controller. This current controller of the reverse power flow converter is not the focus of this paper, and reported literature contains this in sufficient detail [13] . The load emulator VSI that is interfaced to the three-phase power supply through the L-C-L filter has been controlled through an optimal control strategy. The optimal feedback controller used is a linear quadratic regulator (LQR) that has been discussed in this paper. This paper also investigates the capability of the optimal controller, and therefore, the limits of load emulation are presented.
II. PRINCIPLE OF LOAD EMULATION
DSPs and microcontrollers have been widely used in implementing digital motor control algorithms [14] , [15] . However, the processing speed of DSPs needs to be on the order of microseconds to nanoseconds in order to deal with the hardware-rich tasks. This becomes difficult with the software computation environment. A hardware control system using a field programmable gate array (FPGA) has been reported [16] - [19] . One disadvantage of FPGAs is that they need many resources for complex mathematical operations since they are not arithmetic-oriented like DSPs [20] . Fig. 1 shows the schematic diagram of the load emulator with the associated digital control consisting of a DSP and an FPGA. The diagram shows the L-C-L filter that is used to interface the load emulator VSI to the three-phase power supply. It also shows the three-phase power supply as the three-phase distribution level ac grid. In the later sections, the power supply will also be a three-phase VSI. The supply voltages v s are used in generating references for the currents to be drawn by the emulator VSI. The references are generated by an algorithm in the DSP. The PLL is also an essential component of reference generation and is implemented in DSP. The current i s drawn from the three-phase ac grid is the current that must be controlled to be approximately equal to the reference currents. The optimal control algorithm is implemented in DSP and requires the feedback of both the currents i s and the emulator VSI currents i f . The PWM signals are generated by the FPGA and fed to the gate drivers of the emulator VSI. Before describing the optimal feedback control strategy, a justification for using the L-C-L filter as an interface between the emulator VSI and the ac grid is provided.
The well-reported method for current injection requires an inverter with an output inductor filter [ Fig. 2(a) ]. In Fig. 2(a) , the VSI is connected to the ac grid as a node that is called as the point of common coupling (PCC). With this topology, the current injected into the PCC would contain a substantial amount of switching harmonic ripple. Due to the internal impedance of the grid shown in Fig. 2(a) , the voltage at the PCC will be distorted. Therefore, by connecting a VSI to the ac grid, a power quality problem has been introduced.
As shown in Fig. 2 (b), by connecting a capacitor C f , a lowpass filter is present at the output of the VSI. This provides a low-impedance path for high switching frequency ripple. Therefore, the PCC voltages will be smooth. However, since i s = i c + i f , current drawn from the grid will be different from the desired references. Although a larger filter capacitor C f will provide smoother PCC voltages, the error in the currents drawn from the grid will increase as i c = C f · dv pcc /dt. Moreover, if the ac grids were to be replaced by another inverter, the current injection strategy would not work as the VSI replacing the grid would not have an internal impedance. Fig. 3 shows an LCL output filter structure which will provide a solution to the two aforementioned drawbacks [21] . The L f C f filter removes some of the switching frequency harmonics, resulting in a current through L s that is relatively smooth. The control strategy employed will attempt to control the current i s through the inductor L s . Therefore, the error in the current i s from its desired reference will be negligible. Moreover, in the case of the inverter being interfaced to another inverter, the voltage at the filter capacitor C f resembles a back-emf, and therefore, the interfacing problems are removed. Two methods of controlling i s so that this is approximately equal to the desired references have been examined. The first method is an indirect method where the reference for v f has been generated from the reference for i s . The voltage v f can be controlled, making it approximately equal to its reference by using the flux modulator strategy [22] . Current i s can be directly controlled by using the optimal feedback controller. This controller is a state feedback controller designed using the LQR technique [23] - [25] . Both currents i s and i f are measured and fed back to be compared with their respective references. Voltage v f is implicitly controlled. In the case of the VSI emulating an induction motor, the voltage across the capacitor C f is related to the induced rotor voltage of the induction motor. A detailed description of the optimal feedback controller is provided in the next section.
III. CONTROLLER DESIGN
The control system ensures that the emulator draws a current i s that is approximately equal to the desired reference. The transient response of the system determines the tracking accuracy between the demanded and actual current drawn from the inverter under test. Here, the control technique used is a state feedback control strategy. Fig. 4 shows the closed-loop control scheme employed for the VSI in Fig. 3 . The state vector is
The state space equations are obtained by applying Kirchoff's current law and Kirchoff's voltage law to
The output variable y is therefore the current i s that is injected into the grid. However, as stated in the previous section, both currents i f and i s are measured. The voltage v f across the filter capacitor C f also forms the state vector along with i f and i s . However, its measurement has been excluded (a description has been provided later in the section).
The objective of the VSI is to inject a current i s that is approximately equal to a desired reference i sr . In the aforementioned equation, u is the emulator inverter's switching function, and ac grid voltage v s is considered to be a disturbance. The state feedback controller is an optimal controller designed using the LQR to achieve the objective [23] .
For implementation using DSP, the controller is realized in a discrete-time form. The continuous-time state equations are converted to standard state space discrete-time form
Here, w(n) = v s (nT s ) is a disturbance, and T s is the sampling time interval. The LQR seeks to minimize a performance index where e = x r − x and T stands for the transpose of a vector. In (6), Q is a diagonal matrix that decides the importance to be given to the state variables, and R is the penalty which is imposed on the controller. The dlqr function of the simulation provides the state feedback matrix K
To obtain the transfer function between the output variable y and the reference state vector x r , disturbance w(n) is neglected. Equation (8) can be written as
This can be written as
Equations (11) and (12) The closed-loop frequency response characteristics can be represented in a Bode plot as shown in Fig. 5. In Fig. 5 , it can be observed that the gain of the closed-loop system is unity for frequencies of up to 10 000 rad/s. Moreover, the phase lag is approximately zero for frequencies of up to 350 rad/s. From the simulation results of Fig. 6 , current references i sr containing fundamental 50-Hz components can be tracked with negligible error. Harmonics in the current reference are tracked with a phase lag. The controller tracks zero current references with negligible error. Fig. 7 shows the results of transient response and stability of the system. To enable the VSI to be able to inject currents containing harmonic components, the bandwidth of the controller can be increased by redesigning the controller.
IV. THREE-PHASE PLL SYSTEM
In the proposed system, the reference voltages for the load models in DSP are derived from the PCC. In Fig. 3 , voltage v s may be a PWM waveform or may be distorted by various external factors. In order to generate current references of particular harmonic number, the frequency of the grid must be known accurately. Moreover, in order to generate current references that may lead or lag the grid voltages, the phase information of the grid voltages must be known. Therefore, synchronization and frequency estimation using a PLL scheme are employed. This system using a notch filter and PID controller which produce accurate information of the phase angle is discussed in this section.
The basic control scheme of the PLL can be described as follows. The grid voltages v a , v b , and v c are converted to the d-q reference frame through the standard transformation of [10] - [12] 
cos ωt sin ωt − sin ωt cos ωt
The closed-loop control scheme of the PLL is shown in Fig. 8(a) . The block "abc to dq transformation" implements the transformation of (14) . Voltage v d is forced to zero through a PID controller whose output is the estimated angular frequency ω. In Fig. 8(a) , by forcing v d to be equal to zero, the d-axis of the rotating reference frame is forced to be aligned with the voltage vector V s . Therefore, the estimated angular frequency ω = ω. In the steady state, the cosine wave cos ωt has a frequency equal to the frequency of the grid voltages and is in phase with the voltage v a . When the grid voltages v a , v b , and v c are balanced, v d can be forced to be very close to zero, and therefore, the estimated angular frequency ω will be constant. However, when the grid voltages are unbalanced, they possess a negative sequence component. On the transformation to the d-q frame, the negative sequence component appears as a component whose frequency is twice that of the fundamental frequency. Therefore, ω will contain oscillations of a frequency twice that of the fundamental frequency. To prevent this, a notch filter [11] is included after the d-q transformation to remove the double harmonic component from v d . Fig. 8(b) shows the design of the notch filter. The "O"s represent zeros, and "X"s represent poles in the complex z plane. The fundamental frequency of the grid is close to the nominal expected frequency of ω 0 = 100π rad/s. The sampling frequency of the analog-to-digital conversion is f s = 1250 Hz, and ω s = 2.5π * 10 3 rad/s. Since the objective of the notch filter is to remove the double frequency harmonic term, a pair of complex zeroes is added at z = e ±j2ω 0 /ω s = e ±j0.08 . It is to be noted that conjugate zeroes are added to ensure that the coefficients of the filter are real. To ensure that the notch filter is selective and has a low gain only for frequencies close to the double frequency harmonic, complex poles are added at the same frequency as the zeroes but within the unit circle to ensure stability of the system. By adding the complex poles close to the unit circle at a magnitude of 0.97 (z = 0.97e ±j0.08 ), the system is fairly resonant with a sharp notch. To ensure that the dc quantity produced by the d-q transformation corresponding to the fundamental frequency is not attenuated, another real pole is added at z = 0.97. The total transfer function of the notch filter is given by
To prevent quantization errors while implementing in DSP, the notch filter is implemented in cascade form, with the two transfer functions within brackets converted separately into difference equations. The transfer function of the PID regulator is as follows:
In the system transfer function (16) , the derivative term is added in order to improve system response. Sampling time step dt for the PLL is selected as 80 μs. Therefore, K i = 12.5, K p = 1.0, and K d = 0.00004. Fig. 9 shows the performance of the PLL for unbalanced grid voltages, where v b = 0. The cosine wave cos ωt is seen to have the same frequency and phase as that of v a . By increasing the filter's order, it becomes sharper and hence suppresses the undesired components even more effectively, but this makes the response slower. This will also make the filter more sensitive to the variations of the center frequency ω o which may occur in some power systems. While designing the notch filter of PLL, it was assumed that the grid frequency will be changed by a maximum of 3%. Therefore, the PLL will continue to function for small changes in grid frequency.
V. EXPERIMENTAL RESULTS
A three-phase experimental setup has been built to verify the accuracy of the proposed system. In this setup, the power circuit is rated at 30 A, 415-V input/output line-to-line voltages, and 750-V dc bus. Various linear and nonlinear current references, representing different load characteristics, are emulated experimentally. The average switching frequency of the emulator inverter was 5 kHz.
A. Current Harmonics
The source of the current harmonics can be considered as nonlinear loads such as rectifiers.
The upper trace in Fig. 10 shows the tracking performance of the grid interface emulator for current references containing odd order harmonic components. In the experiment, these magnitudes are taken as one-third, one-fifth, one-seventh, etc., of the fundamental current reference. The experimental data are acquired and stored in real time in the DSP memory and then plotted offline using a suitable plotting software. The lowest trace shows the effectiveness of the PLL for distorted PCC voltages. The PLL is observed to produce smooth waveforms despite notches in the PCC voltages.
B. Induction Motor Model
To implement the controller for the three-phase four-pole squirrel cage induction motor emulator, the parameters mentioned in Table I are taken as a reference model in generating reference currents [8] . The model is simulated to obtain the free acceleration characteristics of the machine when started direct-on-line with no load. While the motor is running under no load steady state, an 80% rated torque is suddenly applied at t = 1 s to the rotor in order to observe the transient behavior of the system. The upper trace in Fig. 11 shows the offline simulation results of the motor model, and the lower trace shows the emulation results. Fig. 12 shows the experimental waveform of the a-phase stator current. The offline simulated load model currents and the experimental emulated currents are nearly identical. Fig. 13 shows the experimental waveforms of rotor mechanical speed, electromagnetic torque, and active power drawn by the emulator. For the given parameter values shown in Table I , the transient and steady-state currents of the emulator are as desired. The current waveforms have a nominal ripple, and the control system is stable.
C. PWM Reference Voltages
Under the circumstances when both the source and the load are VSIs, the reference voltages are PWM-type signals as the source is also a VSI. The switching frequency of the source VSI is 5 kHz, and the control algorithm is executed every 20 μs. The upper trace in Fig. 14 shows the tracking accuracy of the load VSI, where the currents drawn are from the inverter under test. The lower trace shows the effectiveness of the PLL in synchronizing with the PWM output of the source VSI. The PLL is seen to synchronize to PWM voltages with negligible phase error. Fig. 15 shows the performance of the emulator for the variable-frequency source VSI. The frequency and amplitude of the source VSI are modulated from 0 to 50 Hz and 0.1 to 0.9, respectively, over a period of 0-4 s. The upper trace in Fig. 15 shows the tracking accuracy of the emulator for constant v/f reference currents, and the lower trace shows the response of the emulator for the IM load model a-phase startup currents. Fig. 16 shows the emulator drawing unbalanced currents from the source VSI. It is to be noted that, with the source VSI being a three-phase three-wire VSI, the sum of the currents drawn must be equal to zero. Therefore, the sum of the references for the currents to be drawn by the load VSI is also zero, with a 50% unbalance in the b-phase current. The lower trace shows the tracking performance where the reference is tracked with negligible error. These results demonstrate that this control system, along with PLL, can be used to test the inverters with acceptable accuracy.
D. Unbalanced Three-Phase Three-Wire Load
E. Nonlinear Active Load
Three single-phase diode bridge rectifiers connected between three phases and a neutral is used as a nonlinear load model. Fig. 17 shows the diagram of a single-phase rectifier with a large filter capacitor. The nonlinear circuit is represented by three cases. Case 1 of the circuit is where diodes D1 and D2 are in the on state and D3 and D4 are in the off state. For this case, when v s > v dc or i s > 0, the system can be expressed as
Case 2 of the circuit is where diodes D3 and D4 are in the on state and D1 and D2 are in the off state. For this case, when −v s > v dc or i s < 0, the system can be expressed as
When diodes D1, D2, D3, and D4 are in the off state (i.e., neither case 1 nor 2 are satisfied), therefore, i s = 0.
To solve the circuit model, the following parameters are taken as a reference, where v s = 230 v rms , R s = 0.1 Ω, L s = 100 μH, C dc = 1000 μf, and R load = 100 Ω. The model is simulated using Euler's method, with an integration time step of ΔT = 20 μs. Fig. 18 shows the experimental waveforms of the emulator for the single-phase diode rectifier bank connected between two lines in a delta topology. The figure shows the unbalanced rectifier load model current references i sa = 17 A, i sb = 16.5 A, and i sc = 16 A (peak). The phase currents add up to zero. The lowest trace shows the fourth leg current i n as equal to zero. From the results, it can be observed that the controller constantly traces the reference currents of the nonlinear active loads. The tracking performance of the controller remains the same even during the periods when the reference remains zero.
VI. EMULATOR TIME ANALYSIS
The emulator digital hardware structure is centered on the Texas Instruments TMS320VC33 DSP, which has a clock frequency of 75 MHz. This gives an instruction cycle time of 13.33 ns. The entire load emulation software is driven by an interrupt service routine (ISR). The main code (background loop) consists of simply peripheral initialization (timers, analog-to-digital converter (ADC), interrupt control, and buffer). The remainder of the code is taken up entirely by Timer 0 ISR. This ISR is invoked every 20 μs by the period event flag on Timer 0. Calculation of reference currents from the model, sampling of ADC, and generation of PWM waveforms for power switches are done within 20 μs. Table II shows the tasks performed and time taken by each task. The tasks carried out by DSP-FPGA take 14.8 μs in total for a time step of 20 μs. Three ADC sample time is 3.5 μs, and LQR current controller execution time is 2.06 μs. Data conversion and communication between DSP and FPGA is 640 ns. Motor model using the two-step Adams-Bashforth integration method execution time is 2.04 μs. Buffer save and inverter protection task execution time is 2.8 μs. Data transfer between PC and DSP buffer is offline. The measurements are taken with the help of external flag XF0 of the DSP.
VII. CONCLUSION
This paper has discussed load emulation which is capable of emulating an electrical load in real time with power electronic converter. This proposed testing approach eliminates the need of using real loads in the design process and, therefore, greatly reduces the overall design cost. The state feedback controller has been designed and implemented in a DSP-FPGA platform and has been shown to perform satisfactorily in steady-state and transient conditions. The system was operated to emulate various electrical load models. Experimental results of control system and PLL are discussed. The PLL is an additional feature implemented in DSP using which nonlinear and leading/lagging power factor loads can be emulated.
The most attractive feature of the emulator is that the emulator is shown to mimic the behavior of induction motors and diode rectifiers. The capacity of the emulator is limited by the power rating and bandwidth of the system. A minimum realtime step of 20 μs has been achieved using this platform. This time resolution is sufficient to simulate the dynamic behavior of most power electronic control systems and electrical load models.
